

SQUIP and Why We Need To Study Processors Like Nature

Stefan Gast, Daniel Gruss

2023-05-11

Graz University of Technology

Side Channels are Everywhere



How did this song go again?



Please don't...



Side Channels are everywhere ...



- 1996: Runtime could leak crypto keys
- 2004: Runtime does leak crypto keys
- 2006: Cache leaks crypto keys
- 2009: Cache leaks info on function calls in other programs
- 2011: Cache leaks info on co-located VMs
- 2013: Cache breaks (K)ASLR
- 2014: Cache flushing allows Rowhammering in software
- 2014: Cache leaks highly accurate function call traces
- 2015: Attacks from JavaScript
- 2015: Cache-based partial keylogger
- 2015: Cache eviction → Rowhammer in JavaScript
- 2016: Mobile and non-Mobile devices affected alike
- 2017: Video streaming through a cache side channel

What about Mitigations?



Artikel

Ungefähr 3 070 Ergebnisse (0,06 Sek.)

Beliebige Zeit

Seit 2023

Seit 2022

Seit 2019

Zeitraum wählen...

Nach Relevanz
sortieren

Nach Datum sortieren

Beliebige Sprache

Seiten auf Deutsch

Alle Typen

Übersichtsarbeiten

☐ Patente
einschließen

☒ Zitate einschließen

Alert erstellen

Verifiable **side-channel** security of cryptographic implementations: constant-time MEE-CBC

[PDF] inescotec.pt

[JB Almeida](#), [M Barbosa](#), [G Barthe](#)... - Fast Software Encryption ..., 2016 - Springer

... methodologies effectively **mitigate side-channel** leakage; for ... protocols before the emergence of **provable** security. On the ... we bring the mathematical guarantees of **provable** security to ...

☆ Speichern Zitieren Zitiert von: 66 Ähnliche Artikel Alle 15 Versionen

[PDF] An efficient **mitigation** method for timing side channels on the web

[PDF] researchgate.net

[S Schinzel](#) - ... Workshop on Constructive **Side-Channel** Analysis ..., 2011 - researchgate.net

... a **provable** security ... **side channel** attack, and secondly the performance impact on the system. The rest of this paper is organised as follows: In section 2, we describe timing **side channel** ...

☆ Speichern Zitieren Zitiert von: 30 Ähnliche Artikel Alle 3 Versionen

An approach for symmetric encryption against **side channel** attacks in **provable** security

[W Li](#), [D Gu](#) - **Provable** Security: First International Conference ..., 2007 - Springer

... in **side channel** attacks) and IND-CPASCA (indistinguishability of chosen plaintext attacks and **side channel** ... -SCA by **reduction**, and IND-CPASCA is stronger than IND-CPA or UB-SCA. ...

☆ Speichern Zitieren Zitiert von: 3 Ähnliche Artikel Alle 7 Versionen

Provable Secure Software Masking in the Real-World

[PDF] iacr.org

[A Beckers](#), [L Wouters](#), [B Gierlichs](#), [B Preneel](#)... - ... **Side-Channel** Analysis ..., 2022 - Springer

... several times while acquiring **side-channel** information. **Side-channel** information can come ... To **mitigate** these SCA attacks an implementer generally tries to break the relation between ...

☆ Speichern Zitieren Zitiert von: 5 Ähnliche Artikel Alle 9 Versionen


Universal Exponentiation Algorithm A First Step towards **Provable** SPA-Resistance


[PDF] psu.edu

[C Clavier](#), [M Joye](#) - ... Hardware and Embedded Systems—CHES 2001 ..., 2001 - Springer

... We provide in this way a kind of **reduction**. Instead of carefully analyzing a specific ... has access to some **side-channel** information. Depending on the **side-channel** information and the ...

Provable Side-Channel Mitigations Through the Years





PROBLEM SOLVED



Artikel

Ungefähr 1 120 Ergebnisse (0,12 Sek.)

Beliebige Zeit

Seit 2023

Seit 2022

Seit 2019

Zeitraum wählen...

Nach Relevanz
sortieren

Nach Datum sortieren

Beliebige Sprache

Seiten auf Deutsch

Alle Typen

Übersichtsarbeiten

☐ Patente
einschließen

☒ Zitate einschließen

☒ Alert erstellen

[PDF] It's all in your head (set): **Side-channel attacks** on ar/vr systems

[PDF] [usenix.org](#)

[Y Zhang](#), [C Slocum](#), [J Chen](#), [N Abu-Ghazaleh](#) - [USENIX Security, 2023](#) - [usenix.org](#)

... This paper demonstrates that AR/VR systems are vulnerable to **sidechannel attacks** ...

We develop a number of **side-channel attacks** targeting different types of private information...

☆ Speichern Zitieren Zitiert von: 1 Alle 2 Versionen

[PDF] **Side-Channel Attacks** on Optane Persistent Memory

[PDF] [usenix.org](#)

[S Liu](#), [S Kanniwadi](#), [M Schwarzl](#), [A Kogler](#)... - [32th USENIX Security](#) ..., 2023 - [usenix.org](#)

... persistent memory introduce new **side-channel attacks** that ... The foundation of our **side-channel attacks** is a thorough ... attack primitives for novel **sidechannel attacks** and covert channels, ...

☆ Speichern Zitieren Zitiert von: 2 Ähnliche Artikel Alle 8 Versionen

[PDF] NVLeak: Off-Chip **Side-Channel Attacks** via Non-Volatile Memory Systems

[PDF] [usenix.org](#)

[Z Wang](#), [M Taram](#), [D Moghimi](#), [S Swanson](#)... - [USENIX Security](#) ..., 2023 - [usenix.org](#)

... We study microarchitectural **side-channel attacks** and defenses on non-volatile RAM (NVRAM) ... Our results show that **side-channel attacks** exploiting NVRAM are practical and defeat ...

☆ Speichern Zitieren Zitiert von: 3 Ähnliche Artikel Alle 5 Versionen

SoK: Deep learning-based physical side-channel analysis

[PDF] [acm.org](#)

[S Picek](#), [G Perin](#), [L Mariot](#), [L Wu](#), [L Batina](#) - [ACM Computing Surveys, 2023](#) - [dl.acm.org](#)

... Deep learning-based **side-channel attacks** entered the field in ... We first dissect deep learning-based **side-channel attacks** ... to be followed in deep learning-based **side-channel attacks** ...

☆ Speichern Zitieren Zitiert von: 28 Ähnliche Artikel Alle 3 Versionen

Pushing the Limits of Generic **Side-Channel Attacks** on LWE-based KEMs-Parallel PC Oracle Attacks on Kyber KEM and Beyond

[PDF] [iacr.org](#)

[G Rajendran](#), [P Ravi](#), [JP D'Anvers](#), [S Bhasin](#)... - [IACR Transactions on](#) ..., 2023 - [tches.iacr.org](#)


... -Checking (PC) oracle based **side-channel attacks** for Kyber KEM. These attacks operate in a ... In this respect, we propose novel parallel PC oracle based **side-channel attacks**, which are ...

☆ Speichern Zitieren Zitiert von: 3 Ähnliche Artikel



security






Herbert A. Simon





The Sciences of the Artificial


Third Edition































SQUIP: **Scheduler Queue Usage Interference Probing**



Attacker



Victim

```
mov (%rsi), %rax
mul %rbx
add $0x8, %rsi
add %rcx, %rax
mov %r8, %rcx
adc $0x0, %rdx
nop
```

Attacker



Victim

```
mov (%rsi), %rax
mul %rbx
add $0x8, %rsi
add %rcx, %rax
mov %r8, %rcx
adc $0x0, %rdx
nop
```




Attacker



Victim

```
mov (%rsi), %rax  
mul %rbx  
add $0x8, %rsi  
add %rcx, %rax  
mov %r8, %rcx  
adc $0x0, %rdx  
nop
```





```
mov (%rdi), %rax
```

```
add $42, %rax
```

```
xor %rbx, %rbx
```

```
mov (%rdi), %rax
```

slow memory load

```
add $42, %rax
```

```
xor %rbx, %rbx
```



```
mov (%rdi), %rax
```

slow memory load

```
add $42, %rax
```

depends on load

```
xor %rbx, %rbx
```

```
mov (%rdi), %rax
```


slow memory load


```
add $42, %rax
```

depends on load

```
xor %rbx, %rbx
```

independent





- `rdtsc`: Read time-stamp counter

- `rdtsc`: Read time-stamp counter
- `rdpru`: Read APERF counter (more precise on AMD)


- `rdtsc`: Read time-stamp counter
- `rdpru`: Read APERF counter (more precise on AMD)
- Requires explicit serialization to prevent out-of-order execution





Adding
serializing
instructions
around rdtsc





Exploiting
out-of-order
execution of rdtsc














What if a scheduler queue is full?




What if a scheduler queue is full?




What if a scheduler queue is full?




What if a scheduler queue is full?




What if a scheduler queue is full?




What if a scheduler queue is full?




What if a scheduler queue is full?




What if a scheduler queue is full?





What if a scheduler queue is full?



What if a scheduler queue is full?






```
movl $10000, %eax  
loop:  
subl $1, %eax  
jnz loop
```

drain
queue

```
movl $10000, %eax  
loop:  
subl $1, %eax  
jnz loop
```

drain
queue

```
imulq $3, %r15  
imulq $3, %r15  
imulq $3, %r15  
imulq $3, %r15  
imulq $3, %r15  
# ...
```

fill
queue

```
movl $10000, %eax  
loop:  
subl $1, %eax  
jnz loop
```

```
movq $12345678, %r15  
cvtsi2sd %r15, %xmm0  
sqrtsd %xmm0, %xmm0  
sqrtsd %xmm0, %xmm0  
sqrtsd %xmm0, %xmm0  
cvtsd2si %xmm0, %r15
```

drain
queue

delay
multipli-
cations

```
imulq $3, %r15  
imulq $3, %r15  
imulq $3, %r15  
imulq $3, %r15  
imulq $3, %r15  
# ...
```

fill
queue

Let's code that!

```
movl $1, %ecx
```

```
movl $10000, %eax  
loop:  
subl $1, %eax  
jnz loop
```

```
movq $12345678, %r15  
cvtsi2sd %r15, %xmm0  
sqrtsd %xmm0, %xmm0  
sqrtsd %xmm0, %xmm0  
sqrtsd %xmm0, %xmm0  
cvtsd2si %xmm0, %r15
```

drain
queue

delay
multipli-
cations



```
rdpru  
movl %eax, %ebx
```


```
imulq $3, %r15  
imulq $3, %r15  
imulq $3, %r15  
imulq $3, %r15  
imulq $3, %r15  
# ...
```


read
time


fill
queue


Let's code that!
















































































Timing Differences on Zen 2, Zen 3 and Comet Lake




Timer?








Scheduler Design of the Apple M1





Scheduler Design of the Apple M1





Expected capacity: $28 + 28 + 12 = 68$ entries


Does it work?















Observing Multiplications of the Sibling Thread (Zen 2)



Observing Multiplications of the Sibling Thread (Zen 3)







Sender

bits =

1111111100000000


1010101010101010


payload


111

```
for b in bits:
    if b == 0:
         $i_0 \times 15$  nops
    else:
         $i_1 \times 15$  imuls
```

Receiver







Scenario	CPU	Raw Tx Rate	Error Rate

10 000 random messages, each with 32 kbit payload

Scenario	CPU	Raw Tx Rate	Error Rate
Cross-Process	Ryzen 7 3700X (Zen 2)	2.195 Mbit s ⁻¹	0.71 %
	Ryzen 7 5800X (Zen 3)	2.700 Mbit s ⁻¹	0.62 %

10 000 random messages, each with 32 kbit payload

Scenario	CPU	Raw Tx Rate	Error Rate
Cross-Process	Ryzen 7 3700X (Zen 2)	2.195 Mbit s ⁻¹	0.71 %
	Ryzen 7 5800X (Zen 3)	2.700 Mbit s ⁻¹	0.62 %
Cross-VM	Ryzen 7 3700X (Zen 2)	0.873 Mbit s ⁻¹	3.18 %
	Ryzen 7 5800X (Zen 3)	0.892 Mbit s ⁻¹	0.75 %
	EPYC 7443 (Zen 3)	0.874 Mbit s ⁻¹	0.96 %

10 000 random messages, each with 32 kbit payload


Scenario	CPU	Raw Tx Rate	Error Rate
Cross-Process	Ryzen 7 3700X (Zen 2)	2.195 Mbit s ⁻¹	0.71 %
	Ryzen 7 5800X (Zen 3)	2.700 Mbit s ⁻¹	0.62 %
Cross-VM	Ryzen 7 3700X (Zen 2)	0.873 Mbit s ⁻¹	3.18 %
	Ryzen 7 5800X (Zen 3)	0.892 Mbit s ⁻¹	0.75 %
	EPYC 7443 (Zen 3)	0.874 Mbit s ⁻¹	0.96 %
Cross-VM (SEV)	EPYC 7443 (Zen 3)	0.873 Mbit s ⁻¹	1.47 %



10 000 random messages, each with 32 kbit payload

$$S = M^{\boxed{d}} \bmod n$$


$$S = M^d \bmod n$$


1	0	1	1	0	0	1	...
---	---	---	---	---	---	---	-----








Attacking RSA (Square+Multiply)














Attacking RSA (Square+Multiply)























































Recovering the Private Key







Recovering the Private Key



Recovering the Private Key



Recovering the Private Key



Scenario	Average Edit Distance	Error Rate	Recording Time


- 10 keys, generated with `openssl genrsa`
- CPU: AMD Ryzen 7 5800X (Zen 3)


Scenario	Average Edit Distance	Error Rate	Recording Time
Cross-Process	4.9 bit	0.12 %	41 min


- 10 keys, generated with `openssl genrsa`
- CPU: AMD Ryzen 7 5800X (Zen 3)


Scenario	Average Edit Distance	Error Rate	Recording Time
Cross-Process	4.9 bit	0.12 %	41 min
Cross-VM	17.8 bit	0.5 %	38 min


- 10 keys, generated with `openssl genrsa`
- CPU: AMD Ryzen 7 5800X (Zen 3)
























Side Channels are still Everywhere

Model vs Real-World Microarchitecture Complexity









- Closing a side channel increases security → not in vain, but ...



- Closing a side channel increases security → not in vain, but ...
- ... there is always another side channel



- Closing a side channel increases security → not in vain, but ...
- ... there is always another side channel
- Computers are complex and constantly become more complex



- Closing a side channel increases security → not in vain, but ...
 - ... there is always another side channel
 - Computers are complex and constantly become more complex
- Keep studying processors to find the next one as early as possible and prevent exploitation